

Refine Search

Search Results -

Term	Documents
INTERCONNECT	71291
INTERCONNECTS	40102
DRAM	43785
DRAMS	9236
CHIP	188859
CHIPS	93926
SCALAR	10444
SCALARS	971
VECTOR	131350
VECTORS	87226
(SCALAR AND DRAM AND INTERCONNECT AND CHIP AND VECTOR).CLM..PGPB.	0
((INTERCONNECT AND DRAM AND CHIP AND SCALAR AND VECTOR).CLM.).PGPB.	0

Database:

US Pre-Grant Publication Full-Text Database
 US Patents Full-Text Database
 US OCR Full-Text Database
 EPO Abstracts Database
 JPO Abstracts Database
 Derwent World Patents Index
 IBM Technical Disclosure Bulletins

Search:

Search History

DATE: Tuesday, July 17, 2007 [Purge Queries](#) [Printable Copy](#) [Create Case](#)

Set
Name Query
 side by side

Hit
Count Set
Name
 result set

DB=PGPB; PLUR=YES; OP=OR

L41 (interconnect and DRAM and chip and scalar and vector).clm. 0 L41

DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR

L40 L39 and 11 18 L40

L39 (sushma or bratt or benkual or iwamoto or vaughn).in. 25306 L39

DB=PGPB; PLUR=YES; OP=OR

L38 (sushma or bratt or benkual or iwamoto or vaughn).in. 1145 L38

L37 (interconnect and DRAM and controller\$1 and chip and scalar and vector).clm. 0 L37

L36 ((ic or integrated) and coheren\$5 and DRAM and controller\$1 and chip and scalar and vector).clm. 0 L36

L35 ((ic or integrarted) and coheren\$5 and DRAM and controller\$1 and chip and scalar and vector).clm. 0 L35

L34 L33 0 L34

DB=PGPB,USPT,USOC; PLUR=YES; OP=OR

L33 ((ic or integrarted) and coheren\$5 and DRAM and I near1 O near3 controller\$1 and chip and scalar and vector).clm. 0 L33

DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR

L32 L28 and 115 2 L32

L31 L28 and 114 3 L31

L30 L28 and 113 19 L30

L29 L28 and 112 29 L29

L28 15 and (host\$3 or DRAM or ram) 74 L28

DB=PGPB,USPT; PLUR=YES; OP=OR

L27 110 and 115 0 L27

L26 110 and 114 1 L26

L25 110 and 113 62 L25

L24 110 and 112 121 L24

L23 19 and 115 1 L23

L22 19 and 114 1 L22

L21 19 and 113 26 L21

L20 19 and 112 41 L20

L19 15 and 115 2 L19

L18 15 and 114 3 L18

L17 15 and 113 19 L17

L16 15 and 112 36 L16

L15 (716/2-18)! [CCLS] 10216 L15

L14 (710/305-317)! [CCLS] 5688 L14

L13 (712/3-38, 225-228) [CCLS] 4772 L13

L12 (712/2-300) [CCLS] 13531 L12

DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR

L11 14 and 13 330 L11

<u>L10</u>	l1 and l3	367	<u>L10</u>
<u>L9</u>	L7 and l1	118	<u>L9</u>
<u>L8</u>	L7 and l5	17	<u>L8</u>
<u>L7</u>	vector\$1 near7 permut\$7	911	<u>L7</u>
<u>L6</u>	L5 and l3	18	<u>L6</u>
<u>L5</u>	L4 and l1	94	<u>L5</u>
<u>L4</u>	(south or north) near45 (bridge or interconnect\$4 or crossbar\$1 or switch\$3 or gate\$1 or rout\$4)	15523	<u>L4</u>
<u>L3</u>	coheren\$4 near15 (memor\$4 or stor\$4 or cach\$4)	15446	<u>L3</u>
<u>L2</u>	coheran\$4 near15 (memor\$4 or stor\$4 or cach\$4)	7	<u>L2</u>
<u>L1</u>	(chip or chipset or interconnect\$3 or ic) and (vector) and scalar	7016	<u>L1</u>

END OF SEARCH HISTORY

[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [AIS](#)

Welcome United States Patent and Trademark Office

 [Search Results](#)[BROWSE](#)[SEARCH](#)[IEEE Xplore GUIDE](#)

Results for "((chip, chipset, interconnect) <and> vector and scalar <and> dram)<in>metadata..."

 [e-mail](#)

Your search matched 2 of 1613146 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by **Relevance** in **Descending** order.» [Search Options](#)[View Session History](#)[Modify Search](#)[New Search](#) [Check to search only within this results set](#)» **Key**Display Format: [Citation](#) [Citation & Abstract](#)

IEEE JNL IEEE Journal or Magazine

 [Select All](#) [Deselect All](#)

IET JNL IET Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IET CNF IET Conference Proceeding

IEEE STD IEEE Standard

 1. **A236 parallel DSP chip provides real-time video processing economically and efficiently**Morton, S.G.;
ELECTRO '96, Professional Program, Proceedings.

30 April-2 May 1996 Page(s):261 - 268

Digital Object Identifier 10.1109/ELECTR.1996.501237

[AbstractPlus](#) | [Full Text: PDF\(628 KB\)](#) [IEEE CNF](#)[Rights and Permissions](#) 2. **Video DSP architecture for MPEG2 codec**Araki, T.; Toyokura, M.; Akiyama, T.; Takeno, H.; Wilson, B.; Aono, K.;
Acoustics, Speech, and Signal Processing, 1994. ICASSP-94., 1994 IEEE International Conference on
Volume ii, 19-22 April 1994 Page(s):II/417 - II/420 vol.2
Digital Object Identifier 10.1109/ICASSP.1994.389632[AbstractPlus](#) | [Full Text: PDF\(288 KB\)](#) [IEEE CNF](#)[Rights and Permissions](#)[Help](#) [Contact Us](#) [Privacy](#)

© Copyright 2006 IE

Indexed by
 Inspec